

## **Advanced Computer Architecture**

**Code-CS- 830**

**Credit Hours-3+0**

### **Course Description**

This module focuses on advanced computer architectures and low-level system software such as pipelined and Multiprocessor systems. The area of computer architecture is undergoing rapid development; it's important to focus not only on what computer architecture are today, but also on why and how they are designed the way they are. This methodology will equip us with a valuable conceptual grounding in the design principles of computer architecture and will help us architect future networks based on sound principles. Towards this end, new research themes that promise to revolutionize computer architecture will be introduced. In this course, we will study the fundamentals of building scalable computer architecture that enable innovation and services. We will go through the thought-process that went into designing the Internet--- which is the best example of a computer architecture that has adapted and scaled to changing environment. By the end of the course, the students will be able to: 1) Develop an understanding of the principles upon which the global Internet was designed. 2) Develop an understanding of concepts, tools, and terminology necessary for understanding contemporary research topics 3) Have a broad understanding of various advanced research topics in computer architecture

### **Text Book:**

1. **Advanced Computer Architecture: Parallelism, Scalability, programmability.**  
*Author: K. Hwang. Publisher: McGraw Hill, 1993. In addition to the above, the students will be provided with handouts by the lecturer.*

### **Reference Book:**

1. D. Sima, T. Fountain, P. Kacsuk, Advanced Computer Architecture, Addison-Wesley, 1997.
2. H.S. Stone, High-performance Computer Architecture, 3<sup>rd</sup> edition, Addison-Wesley, 1993.
3. J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach, Morgan Kaufmann, 1990.
4. Patterson, D. A. and Hennessy, J. L., Computer Organization and Design: The Hardware/ Software Interface, Morgan Kaufmann, 1998.

### **Learning Outcomes:**

- **Knowledge and understanding (CLO-1) (BT Level: C-2, PLO-1)**
  - Understand the advanced concepts of computer architecture.
  - Exposing the major differentials of RISC and CISC architectural characteristics.
  
- **Cognitive skills (thinking and analysis) (CLO-2) (BT Level: C-4, PLO-2)**
  - Investigating modern design structures of Pipelined and Multiprocessors systems.
  
- **Communication skills (personal and academic) (CLO-3) (BT Level: C-2, PLO-2)**
  - Become acquainted with recent computer architectures and I/O devices, as well as the low-level language required to drive/manage these types of advanced hardware.
  
- **Practical and subject specific skills (Transferable Skills) (CLO-4) (BT Level C-4, PLO**
  - Preparing selected reports that imply some emergent topics supporting material essence.

#### **ASSESSMENT SYSTEM FOR THEORY**

Mid Semester Exam (MSE)	<b>30%</b>
End Semester Exam (written <small>(written exam)</small> )	<b>40 %</b>
Reports, Case Studies, Assignments, <small>Research Papers</small>	<b>30%</b>
<b>Total</b>	<b>100%</b>

#### **Teaching Plan:**

<b>Week</b>	<b>Basic and support material to be covered</b>	<b>Homework/reports and their due dates</b>
<b>(1)</b>	<i>Review of Computer Organization and Architecture.</i>	

(2)	Computer Architecture: <i>Computer Components.</i> <i>Classification of computer architectures.</i> <i>Performance of computer architecture.</i>	Tutorial 1
(3)	RISC-Architecture: <i>RISC versus CISC Controversy.</i> <i>Characteristics Of RISC-Architectures.</i>	
(4)	<i>RISC Pipelining:</i> <i>Pipelining with Regular Instructions.</i> <i>Optimization of Pipelining.</i>	Assignment 1
(5)	Processors: <i>Advanced Processor Technology.</i> <i>RISC Scalar Processors.</i>	
(6)	Memory Hierarchy: <i>Hierarchical Memory Technology.</i> <i>Inclusion, Coherence and Locality.</i>	Tutorial 2
(7)	<i>Memory Capacity Planning.</i> <i>Cache Memory Organization.</i> <i>Cache Addressing</i> <i>Models.</i>	
<b>Mid Semester Exam (MSE)</b>		
(8)	<i>Vector Processing Principles.</i> <i>Vector Processor Model.</i> <i>Vector Instruction Types</i>	Assignment 2
(9)	<i>Superscalar Processors. VLIW</i> <i>Processors.</i>	
(10)	Buses and Arbitration: <i>Hierarchical Bus System.</i> <i>Backplane Bus Specification.</i>	Tutorial 3
(11)	<i>Bus Arbitration and Control.</i> <i>Arbitration, Transaction and Interrupt.</i>	Assignment 3
(12)	Multiprocessor Memory Architectures: <i>Interleaved Memory Organization.</i> <i>Shared-Memory Multiprocessors.</i> <i>Distributed-Memory Multiprocessors.</i>	Project

<b>(13)</b>	Multiprocessor Interconnection Networks: <i>System Interconnect architecture.</i> <i>Network Properties.</i>	Tutorial 7
<b>(14)</b>	<i>Interconnection Network Topologies.</i> <i>Static Connection Network.</i> <i>Dynamic Connection Network.</i>	
<b>(15)</b> <b>Specimen examination (Optional)</b>	Peripheral Devices: <i>Disk Arrays.</i> <i>Video/Audio Devices.</i>	Seminar
<b>(16) End Semester Exam</b>	Final Exam Review	Seminar